ARCHIVE

Synopsys HSPICE Simulator, SiSoft Quantum-SI combine to deliver robust solution

Written by: Writer
Integrated solution provides fast, accurate high-speed interface analysis: Synopsys, a world...

Synopsys NanoTime Enables Full Chip Transistor Level Timing Analysis on Cavium Networks OCTEON II Internet Application Processor

Written by: Webmaster

Synopsys has reported that Cavium Networks used NanoTime transistor-level static timing analysis

...

Synopsys Physical Synthesis Integrated Into NEC's Hierarchical Design Flow

Written by: Writer
MOUNTAIN VIEW, CA -- Synopsys, Inc. (Nasdaq:SNPS), today announced that its Chip Architect and...

Synopsys Releases 2013.12 of the RSoft Product Family

Written by: Tyler O'Neal, Staff Editor

Latest Release Enhances Design of Photonic Components and Optical Networks

Highlights:

    --  Enhanced

...

Synopsys Used to Simulate Solar Cell Performance Characteristics at NREL

Written by: Tyler O'Neal, Staff Editor

Simulation Provides Key Insights in the Design and Optimization of Solar Cells

Synopsys today

...